# The Proton Dialect: An MLIR Dialect For AI Compiler GPU Kernel Profiling

Keren Zhou (<u>kzhou6@gmu.edu</u>) Corbin Robeck (<u>corbin.robeck@amd.com</u>) Yuanwei Fang (<u>fywkevin@meta.com</u>)

#### **Background and Motivation**

- MLIR based AI compilers have become popular to bridge the gap between high-level machine learning framework operators (GEMMs, softmax, etc.) and low-level, target-specific machine code.
  - Sophisticated compiler passes are required however to map high level MLIR operators to low level LLVM and target specific code
- There has also been a recent push to incorporate more non-traditional compiler operations into MLIR dialects (e.g. MPI Dialect for comms)
  - Defining operations directly in the language allows operation specific lowering
  - This becomes important when MLIR level passes are used to reordering instructions above the LLVM IR
    - Software pipelining, shared memory pre-fetching, etc.
- Recent advancements in Large Language Model (LLM) architecture and optimization (e.g. DeepSeek) have shown that the ability to reorder instructions on the IR/Assembly level can have outsized performance impacts

# Triton MLIR Based ML Compiler

Triton is popular MLIR based framework for implementing high-performance Al operators (GEMMs, Flash Attention, etc) on GPUs (AMD and Nvidia)

- Complex MLIR passes implement operator specific transforms to achieve high performance without requiring users to be GPU architecture experts
- This has shifted performance many optimizations from kernel writers to compiler and framework developers

@triton.jit					
def matmul_kernel(					
# Pointers to matrices MNK GEMM					
a_ptr, b_ptr, c_ptr,					
М, N, К,					
# element in a particular dimension. E.g. `stride_am` is how much to increase `a_ptr`					
stride_am, stride_ak,					
stride_bk, stride_bn,					
stride_cm, stride_cn,					
BLOCK_SIZE_M: tl.constexpr, BLOCK_SIZE_N: tl.constexpr, BLOCK_SIZE_K: tl.constexpr,					
	Many layers exist b	etween the Python code and			
ACTIVATION: tl.constexpr,	the eventually gene	erated ISA			
):	, ,				
"""Kernel for computing the matmul C = A x B.					
A has shape (M, K), B has shape (K, N) and C has shape (N		Triton kernel DSL (Python-like)			
# Map program ids `pid` to the block of C it should compute	MLIR	Triton ID			
	MLIR	Triton IR			
# This is done in a grouped ordering to promote L2 data r	MLIR Lowering Pipeline	Triton IR			
<pre># See above `L2 Cache Optimizations` section for details. pid = tl.program_id(axis=0)</pre>		Triton IR			
<pre># See above `L2 Cache Optimizations` section for details. pid = tl.program_id(axis=0) num_pid_m = tl.cdiv(N, BLOCK_SIZE_M)</pre>					
<pre># See above `L2 Cache Optimizations` section for details. pid = tl.program_id(axis=0) num_pid_m = tl.cdiv(M, BLOCK_SIZE_M) num_pid_n = tl.cdiv(N, BLOCK_SIZE_N)</pre>					
<pre># See above `L2 Cache Optimizations' section for details. pid = tl.program_id(axis=0) num_pid_m = tl.cdiv(N, BLOCK_SIZE_N) num_pid_n = tl.cdiv(N, BLOCK_SIZE_N) num_pid_n = gROUP_SIZE_N * num_pid_n</pre>		Triton GPU IR			
<pre># See above `L2 Cache Optimizations' section for details. pid = tl.program_id(axis=0) num_pid_m = tl.cdiv(N, BLOCK_SIZE_N) num_pid_n = tl.cdiv(N, BLOCK_SIZE_N) num_pid_in_group = 600Up_SIZE_N * num_pid_n group_id = pid // num_pid_in_group</pre>		Triton GPU IR			
<pre># See above `L2 Cache Optimizations' section for details. pid = tl.program_id(axis=0) num_pid_m = tl.cdiv(N, BLOCK_SIZE_N) num_pid_n = tl.cdiv(N, BLOCK_SIZE_N) num_pid_in_group = GROUP_SIZE_N * num_pid_n group_id = pid // num_pid_in_group first_pid_m = group_id * GROUP_SIZE_N</pre>		Triton GPU IR			
<pre># See above `L2 Cache Optimizations' section for details. pid = tl.program_id(axis=0) num_pid_m = tl.cdiv(N, BLOCK_SIZE_N) num_pid_n = tl.cdiv(N, BLOCK_SIZE_N) num_pid_in_group = 600Up_SIZE_N * num_pid_n group_id = pid // num_pid_in_group</pre>		Triton GPU IR			


# Optimizing Code on Modern GPUs

- The latest generation of data center GPUs (H100, MI300) make use of specialized functional units specifically for acceleration of matrix multiplication (Tensor/Matrix cores)
- To make optimal use of these features requires complex software abstractions
  - Warp specialization (Nvidia)
  - Wave priority and scheduling (AMD)
  - Loop pipelining and instruction reordering
- Optimizing these SW implementations requires fine-grained, intra-kernel tracing capabilities that do not break the complex optimization passes


# Custom Instrumentation: Beyond CUPTI & RocTracer

- Limitations of existing backends
  - CUPTI and RocTracer are powerful but may not fully address our needs
- Why custom instrumentation?
  - Cross-platform support: One engine for multiple GPUs/accelerators
  - Reusable utilities: Simplify development across kernels
  - Extended metrics: Capture data unavailable through vendor tools
- Examples
  - Memory heat map generation to visualize performance bottlenecks
  - Tailored instrumentation for asynchronous matrix multiplication instructions


#### **Dialect Overview**



#### **Proton Dialects**



#### **Proton Runtime**



# Usage

- Python API
  - Instrument Triton Python code
- Proton dialect instrumentation
  - Generic for any backend
  - Compiler engineers can specify recording start/end scopes
- ProtonGPU dialect instrumentation
  - Generated by the instrumentation backend
    - Measuring specific hardware/software metrics

# Proton Language

The Proton Dialect Language augments the existing Triton Language


1	import torch	1	import torch
2	import pytest	2	import pytest
3	import pathlib	3	import pathlib
4		4	
5	import triton	5	import <u>triton</u>
6	import triton.language as tl	6	import triton.language as tl
7		7	<pre>import triton.profiler.language as pl</pre>
, 8	@triton.jit	8	
9	def add kernel(	9	@triton.jit
	그 철상 것 같아요. 프랑토 전 것 같아요. 이렇게 물건 것 같아. 그는 것 같아. 그	10	def add_kernel(
10	x_ptr,	11	x_ptr,
11	y_ptr,	12	y_ptr,
12	output_ptr,	13	output_ptr,
13	n_elements,	14	n_elements,
14	BLOCK_SIZE: tl.constexpr,	15 16	BLOCK_SIZE: tl.constexpr,
15	):	16	):
16	<pre>pid = tl.program_id(axis=0)</pre>	17	block start = pid * BLOCK_SIZE
17	<pre>block_start = pid * BLOCK_SIZE</pre>	10	offsets = block_start + tl.arange(0, BLOCK_SIZE)
18	offsets = block_start + tl.arange(0, BLOCK_SIZE)	20	mask = offsets < n elements
19	<pre>mask = offsets &lt; n_elements</pre>	20	x = tl.load(x ptr + offsets, mask=mask)
20	<pre>x = tl.load(x_ptr + offsets, mask=mask)</pre>	22	pl.record(True, 0)
21	$y = tl.load(y_ptr + offsets, mask=mask)$	23	$y = tl.load(y_ptr + offsets, mask=mask)$
22	output = $x + y$	24	pl.record(False, 0)
23	<pre>tl.store(output_ptr + offsets, output, mask=mask)</pre>	25	output = x + y
24	torch.manual seed(0)	26	<pre>tl.store(output_ptr + offsets, output, mask=mask)</pre>
25	size = 2**12	27	<pre>torch.manual_seed(0)</pre>
26	<pre>x = torch.rand(size, device='cuda')</pre>	28	size = 2**12
27	y = torch.rand(size, device='cuda')	29	<pre>x = torch.rand(size, device='cuda')</pre>
27	output = torch.empty_like(x)	30	<pre>y = torch.rand(size, device='cuda')</pre>
28	n_elements = output.numel()	31	<pre>output = torch.empty_like(x)</pre>
29 30		32	n_elements = output.numel()
	grid = (1, 1, 1)	33	grid = (1, 1, 1)
31	<pre>add_kernel[grid](x, y, output, n_elements, BLOCK_SIZE=1024)</pre>	34	<pre>add_kernel[grid](x, y, output, n_elements, BLOCK_SIZE=1024)</pre>

# Python API

- proton.start(backend="instrumentation", mode="...")
  - Patches all Triton functions with the given mode
  - Each mode specifies
    - What metrics to profile
    - Sampling modes
    - Collection granularity
  - Example: mma\_cycle::[warpgroup::circular::all]
    - [warpgroup::circular::all] is optional

#### Proton Dialect MLIR Level Instrumentation


proton.record start/end "scope\_name"



#### **ProtonGPU Dialect Instrumentation**

- proton\_gpu.global\_scratch\_alloc
  - Obtain a pointer from the global profile data
- proton\_gpu.init\_buffer\_index
  - Initial an index for recording records in the local buffer
- proton\_gpu.read\_counter
  - Read a performance counter value at this point
- proton\_gpu.circular\_store
  - Store a record in the local buffer and increase the local index
- proton\_gpu.finalize
  - Copy the local buffer to the global profile data

# ProtonGPU to LLVM Lowering



#### Use Cases

- Develop a custom "mode"
  - Fine-grained latency measurement for Triton IRs
    - Software pipelining
    - Warp specialization
- Associate profile data with compiler to build your own tools
  - Profiler-guided optimization
  - Collect and visualize values distribution of tensors

# Triton FA-GEMM Memory-Compute Overlapping

- Nvidia CUTLASS library for high performance GEMMs uses warp specialization and a producer/consumer model to overlap memory and tensor core ops
  - Named barriers and warp specialization type features
- AMD Composable Kernels (CK) high performance GEMM library uses explicit setting of wave priority and compiler scheduling intrinsics
- Incorporating and optimizing of these methods into Triton requires advanced intra-kernel timing correlated with warp/wave, SM/CU IDs
  - Compiler based framework allows us to insert timestamps correlated to upper level data flow operations (e.g. loops and accumulate ops) and profile within the MLIR level passes and framework.
  - Using intra-kernel tracing we can identify areas to reorder instructions within the loop to get optimal overlapping of data movement (e.g. loads and stores) and compute (e.g. matrix instructions).



**Fine-grained GPU Trace** 

Timeline

GPU Processors

# Questions?