

A Performance Analysis Framework for Exploiting GPU Microarchitectural Capability

<u>Keren Zhou</u>, Guangming Tan, Xiuxia Zhang, Chaowei Wang, Ninghui Sun

Institute of Computing Technology, Chinese Academy of Sciences



Performance analysis on GPU is critical

- Could the performance be higher?
- Yes, but we need a tool

Alexnet Performance on Kepler K20m





This paper builds a GPU performance model based on assembly instructions. Not on Cuda C language Not on PTX codes



Cuda is hard to parse

• Compiler optimizations on instructions and registers





Cuda and PTX map to many instructions

• Same function in different languages

```
global void kernel(float a, float b, float
                                                        R1, c[0x0][0x44];
                                                   MOV
*c) {
                                                   MOV32I R0, 0x3fb8aa3b;
 *c = a / (exp(a) * b);
                                                   MOV R2, c[0x0][0x148];
                                 Cuda: 1 line
}
                                                   FMUL.FTZ R0, R0, c[0x0][0x140];
                                                   MOV R3, c[0x0][0x14c];
 ld.param.f32 %f1, [ Z4testffPf param 0];
                                                   RRO.EX2 R0, R0;
 ld.param.f32 %f2, [ Z4testffPf param 1];
                                                   MUFU.EX2 R0, R0;
 ld.param.u64 %rd1, [ Z4testffPf param 2];
                                                   FMUL.FTZ R0, R0, c[0x0][0x144];
 cvta.to.global.u64 %rd2, %rd1;
                                                   MUFU.RCP R0, R0;
 mul.ftz.f32 %f3, %f1, 0f3FB8AA3B;
                                                   FMUL.FTZ R0, R0, c[0x0][0x140];
 ex2.approx.ftz.f32 %f4, %f3;
                                                   ST.E
                                                         [R2], R0;
 mul.ftz.f32 %f5, %f4, %f2;
                                                   EXIT;
 div.approx.ftz.f32 %f6, %f1, %f5;
                                                   BRA 0x70:
                                                           Assembly: 14 lines
 st.global.f32 [%rd2], %f6;
                                                   NOP:
                           PTX: 10 lines
 ret;
```



Cuda and PTX do not have control codes

cuobjdump --dump-sass



↓

• KeplerAs --extract

Interpreted Instructions

-:-:D:-:05	FFMA R9, R68, R72, R9;
-:-:D:-:04	FFMA R13, R68, R73, R13;
-:-:D:-:05	FFMA R8, R69, R73, R8;
-:-:D:-:04	FFMA R25, R70, R72, R25;
-:-:D:-:05	FFMA R12, R69, R72, R12;
-:-:D:-:04	FFMA R29, R70, R73, R29;
-:G:D:-:01	LDS.64 R29,[R116+0x300];



Cuda and PTX are inaccurate

- 5%-15% prediction errors by Cuda [Hong2009An]
- 2%-3% prediction errors by assembly instructions





Performance Analysis Approach

• Shorten analysis steps to make it more accurate





Contributions

- A performance analysis framework that benchmarks instruction characteristics, estimates running cycles, and points bottlenecks.
- Optimize two DNN routines—convolution and GEMM by eliminating bottlenecks.
- Compare with cuDNN and cuBLAS, showing 40% and 20% speedup respectively.



GPU Architectures





Analysis Framework

Input



Steps

- 1. Benchmark instructions
- 2. Parse assembly instructions
- 3. Analyze instruction dependences and efficiencies
- 4. Construct a single-warp execution DAG
- 5. Calculate occupancy and blocks
- 6. Extend the DAG to multi-warp
- 7. Estimate running time and
 - bottlenecks

Output





Run for many

Benchmark

• Instruction latency template





Instruction Parser

• Parse each instruction, and push into a list.





Instruction Parser

- Efficiency = available units (bandwidth) / request units
- Compute efficiency:





DAG Constructor





Multi-warp Resource Conflicts

• Extend to multi-warp





Occupancy

• Number of active blocks and warps

Cycles = Block_iters * Block_cycles Block_cycles = Interleave * Warp_cycles





Evaluations

- Kepler K20m
- Convolution
 - Alexnet
 - Overfeat
 - VGG
- GEMM
- cuBLASv8.0 and cuDNNv6.0
 - FLOPS
 - Runtime metrics from *nvprof*



3x3 conv, 512 channels

3x3 conv, 512 channels

VGG



Optimization Steps

- Advisor:
- B_{ilp} : Instruction level parallelism bottleneck, optimized by issuing instructions simultaneously. (+DUAL)
- *B_{comp}* : Compute resource usage bottleneck, optimized by using more compute units. (*+DUAL*)
- B_{mem} : Memory access bottleneck, optimized by high bandwidth instruction (+BW) and read-only-cache (+ROC).
- B_{pipe} : Instruction pipeline bottleneck, optimized by instruction scheduling (+/S) and register reuse (*RR*).



Optimization Steps

- GEMM: 82% improvement
- Convolution: 114% improvement





GEMM Performance

- Compare performance and runtime metrics with *cuBLASv8.0*
- 20% speedup



Metrics	cuBLAS	ASM]
Shared memory throughput	384GB/s	951GB/s	B _{shared}
Execution stall	2.6%	3.2%	
Memory stall	0%	0%]
IPC	5.3	6.1	B_{ilp}
Occupancy	12%	12%	
SP efficiency	72%	86%	B_{comp}

Metrics



Convolution Performance

- Compare with *cuDNNv5.0* and *cuDNNv6.0*
- 40%-60% speedup





[⊙]Model-predict[★]Model-core∎cuDNNv5.0[□]cuDNNv6.0[□]ASM



(a) Alexnet performance

(b) VGG performance

Performance

Metrics	cuDNN	ASM	
Shared memory throughput	492GB/s	1000GB/s	
Execution stall	3.5%	0%	D
Memory stall	8.1%	0%	^D pipe
IPC	4.5	5.6	
Occupancy	24%	24%	
SP efficiency	59%	76%	

Metrics



(c) Overfeat performance



Conclusion

- A performance analysis framework that allows programmers to identify bottlenecks precisely.
- Advantages: accurate for estimation and bottlenecks
- Limitations: assembly instructions, so less portable
- Extension: multi-kernel program